

Analysis of ROM-based DDFS Architecture Employing Quarter Method

Jae-Yun Park, Su-Hyeon Kim and Jae-Won Nam

Introduction

DDFS


- Definition
 - Frequency synthesizer
 - Arbitrary waveform generator
- Advantages
 - Easy to manipulate frequency with high resolution

Objectives

- Research effect of **Quarter method**
 - 1) Power dissipation
 - 2) Area
 - 3) Timing constraint
- Research effect of **Scaling-down CMOS technology** (180nm & 65nm)

Operational principle comparison


Conventional DDFS



DDFS Basic block

- Phase Accumulator
 - Accumulate the phase by FTW (Frequency Tuning Word).
 - FTW is arbitrary input that control the output frequency.
- Phase-to-Amplitude Mapper
 - Appropriately translate the phase information to the amp. information.
 - ROM-based LUT (Look-Up Table) stores amp. information corresponding to appropriate phase information.

Quarter method of DDFS



Additional block

- Phase Region Detector
 - Create indicator distinguishing the quadrature
- Waveform generator
 - Reconstruct as a complete waveform

Reduced block

- ROM-based LUT
 - Only store the quarter information of sine waveform


The main formula

$$f_{out} = \frac{FTW \times f_{clk}}{2^n}$$


f_{out} Output frequency
 f_{clk} Clock frequency
 n Phase resolution
 FTW Frequency tuning word

Core of Quarter method

Symmetry & Periodicity of Sine waveform




Timing constraint



Resolution: 9 bits		
Conventional	t_{PA_IN1}	65 %
	t_{LUT_IN1}	100 %
	t_{LUT}	8 %
Quarter	t_{PA2_IN2}	65 %
	t_{PRD_IN2}	26 %
	t_{LUT_IN2}	70 %
	t_{FF_IN2}	9 %
	t_{GEN_IN2}	30 %
	t_{GEN}	8 %

* Low-Temperature case



Analysis summary

Conventional → Quarter

	Cell Area	Power Dissipation
180nm CMOS	66.92 % ↓	32.26 % ↓
65nm CMOS	62.25 % ↓	28.05 % ↓

* Resolution : 12 bits

180nm CMOS → 65nm CMOS

	Cell Area	Power Dissipation
Conventional	84.62 % ↓	77.15 % ↓
Quarter	82.45 % ↓	75.73 % ↓

* Resolution : 12 bits


- Cell area is not reduced by a quarter. It's reduced by a third. (**Additional blocks** of quarter method exist.)
- **Scaling-down technology** is highly efficient in large area.
- **Quarter method** is effective in cell area and power dissipation.
- **Scaling-down CMOS technology** largely improves performance.

Results

Quarter Method

- $f_{clk} = 100\text{MHz}$ • $n = 12\text{bits}$

* Simulation is conducted by using ideal DAC and RTL code.



- Assumption : $f_{out} = 1.538\text{MHz}$
- Simulation : $f_{out} = 1.538\text{MHz}$
- Error rate : 0%
- Assumption : $f_{out} = 27.124\text{MHz}$
- Simulation : $f_{out} = 27.124\text{MHz}$
- Error rate : 0%

→ Assumption = Simulation result